



Real Time Clock Module

Model RTC-58321

Features

Built-in crystal oscillator

- eliminates need for external components
- eliminates design time
- reduces board space

Low current consumption

Low-voltage battery backup function


4-bit bidirectional multiplexed address/data bus

Counter start, stop and reset functions

12 or 24 hour format, automatic leap year selection

Interrupt signal outputs: 1024, 1, 1/60, 1/3600 Hz

Standard 16-pin DIP, pin-compatible with MSM 58321RS



Description

The RTC-58321 Real Time Clock Module incorporates a CMOS real time clock and a complete crystal oscillator in a standard 16-pin DIP. The combination of the real time clock and crystal oscillator in one package eliminates the need for an external crystal, resistors, and capacitors, resulting in a substantial reduction in design time and board space, as well as procurement, inventory, testing, and assembly costs. Application note available upon request.

Electrical Characteristics

Operating Ranges

Item	Symbol	Conditions	Range	Units
Supply voltage	V_{DD}	—	4.5 ~ 5.5	V
Data-holding voltage ¹	V_{DH}	—	2.2 ~ 5.5	V
Crystal frequency	f_0	—	32.768	kHz
Operating temperature	T_{OP}	—	-10 ~ +60	°C

¹Guarantees continued clock operation only.

Absolute Maximum Ratings

Item	Symbol	Conditions	Rated Value	Units
Supply voltage	V_{DD}	$T_a = 25^\circ\text{C}$	-0.3 ~ 7	V
Input voltage	V_i	$T_a = 25^\circ\text{C}$	GND - 0.3 ~ $V_{DD} + 0.3$	V
Output voltage	V_o	$T_a = 25^\circ\text{C}$	GND - 0.3 ~ $V_{DD} + 0.3$	V
Storage temperature	T_{stg}	—	-30 ~ +80	°C

Electrical Characteristics

$V_{DD} = 5V \pm 5\%$ $T_a = -10 \sim +60^\circ\text{C}$

Item	Symbol	Conditions	MIN	TYP	MAX	Unit
H. input voltage ^{1,2}	V_{IH1}	—	3.6	—	—	V
	V_{IH2}	—	$V_{DD} - 0.5$	—	—	V
L. input voltage	V_{IL}	—	—	—	0.8	V
L. output voltage	V_{OL}	$I_O = 1.6\text{mA}$	—	—	0.4	V
L. output current	I_{OL}	$V_O = 0.4\text{V}$	1.6	—	—	mA
H. input current ³	I_{IH}	$V_i = 5\text{V}$	10	30	80	μA
L. input current ³	I_{IL}	$V_i = 0\text{V}$	—	—	-1	μA
$D_0 \sim D_3$ terminals input off-leak current	I_{LH}/I_{LL}	$V_i = 5\text{V}$ $V_i = 0\text{V}$	—	—	1 -1	μA
Input capacity	C_i	$f = 1\text{MHz}$	—	5	—	pF
Current consumption	I_{OP}	$T_a = 25^\circ\text{C}$ $V_{DD} = 5\text{V}$ $V_{DD} = 3\text{V}$	—	16.5/6.2	30.0/10.0	μA
Accuracy ⁴	$\Delta t/t$	$T_a = 25^\circ\text{C}$ $V_{DD} = 5\text{V}$	—	—	± 4.5	sec/day

¹CS2 WRITE, READ, ADDRESS-WRITE, STOP, TEST, $D_0 \sim D_3$ terminals

²CS1 terminals

³CS1, CS2, WRITE, READ, ADDRESS-WRITE, STOP, TEST terminals

⁴Tighter accuracy available, contact factory

Specifications subject to change without notice

Function Table

Internal Counter	Address	Address Input				Address Output				Count Value	Remarks
		D ₃ (A ₃)	D ₂ (A ₂)	D ₁ (A ₁)	D ₀ (A ₀)	D ₃	D ₂	D ₁	D ₀		
S ₁	0	L	L	L	L	*	*	*	*	0 ~ 9	
S ₁₀	1	L	L	L	H	*	*	*	*	0 ~ 5	
MI ₁	2	L	L	H	L	*	*	*	*	0 ~ 9	
MI ₁₀	3	L	L	H	H	*	*	*	*	0 ~ 5	
H ₁	4	L	H	L	L	*	*	*	*	0 ~ 9	
H ₁₀	5	L	H	L	H	*1	*	*	*	0 ~ 1	D2:H for p.m., L for a.m., D3:H for 24-hour clock, L for 12-hour clock. When D3 H is written the D2 bit is reset inside the IC and remains constantly at L.
										0 ~ 2	
W	6	L	H	H	L	*	*	*	*	0 ~ 6	
D ₁	7	L	H	H	H	*	*	*	*	0 ~ 9	
D ₁₀	8	H	L	L	L	*2	*2	*	*	0 ~ 3	
MO ₁	9	H	L	L	H	*	*	*	*	0 ~ 9	
MO ₁₀	A	H	L	H	L				*	0 ~ 1	
Y ₁	B	H	L	H	H	*	*	*	*	0 ~ 9	
Y ₁₀	C	H	H	L	L	*	*	*	*	0 ~ 9	
	D	H	H	L	H						
	E	H	H	H	L/H						
	F					1/3600 Hz	1/60 Hz	1 Hz	1024 Hz		

Calendar	D ₃	D ₂	Remainder when divided years by 4
Western	L	L	0
Japanese	L	H	3
	H	L	2
	H	H	1

These selections are for resetting the 5-stage and the BUSY circuit after the 1/2¹⁵ frequency stage. Resetting is activated by latching this code on to the address latch and setting the WRITE input to H.

These selections are for obtaining standard signals. By latching this code on to the address latch and setting READ to H, the standard signals will be output at D₀ ~ D₃.

Note 1: The blank spaces in the data input/output columns indicate that there are no bits. When READ is performed, the L level is output. When WRITE is performed nothing will be stored in the memory because there are no bits.


Note 2: The bit indicated by the symbol *1 is for selecting the 12hr/24hr clock and those indicated by *2 are for leap year selection. READ and WRITE are possible with all three bits.

Note 3: For address input, send a signal to the $D_0 \sim D_3$ bus line, then input ADDRESS WRITE. The ADDRESS data will be latched on to the address latch.



Write & Read Timing

(Ta=25°C VDD = 5V ± 5%)




Item	Symbol	MIN	TYP	MAX	Units
CS set-up time	t _{CS}	0	—	—	μs
Address set-up time	t _{AS}	0	—	—	μs
Address write pulse range	t _{AW}	0.5	—	—	μs
Address hold time	t _{AH}	0.1	—	—	μs
Data set-up time	t _{DS}	0	—	—	μs
Write pulse range	t _{WH}	2	—	—	μs
Data hold time	t _{DH}	0	—	—	μs
Read inhibit time	t _{RI}	0	—	—	μs
Read access time	t _{RA}	—	—	*	μs
Read delay time	t _{DD}	—	—	1	μs
CS hold time	t _{CH}	0	—	—	μs

* t_{RA} = 1 μs + CRln (V_{DD}/V_H)


C: Data line wiring capacity
R: Pull-up resistance value
V_H: "H" input voltage of the IC
connected to the data line
ln: Natural logarithms

Specifications subject to change without notice.

Circuit Diagram



Pin Connections




(Top View)

(Top View)

- | | |
|--------------------|---------------------|
| 1. CS ₂ | 16. V _{DD} |
| 2. WRITE | 15. NC |
| 3. READ | 14. NC |
| 4. D ₀ | 13. CS ₁ |
| 5. D ₁ | 12. TEST |
| 6. D ₂ | 11. STOP |
| 7. D ₃ | 10. BUSY |
| 8. V _{SS} | 9. ADDRESS WRITE |

NC: Do not connect externally.

Package Dimensions



	INCHES	MM
A	0.787	20
B	0.311	7.9
C	0.141	3.6
D	0.004	0.1
E	0.122	3.1
F	0.100	2.54



STATEK CORPORATION, 512 N. Main St., Orange, CA 92668 (714) 639-7810 TWX: 910-593-1355 Telex 67 8394